Abstract
Introduction
Delay testing is becoming incmin~y important kause of the nd to operate digitd circuits at the highest possible speeds. The circuit under test is assumed to have been tested for Iogicd fatits and therefore functionfly correct. Fadty behavior is modeled by delay fatits, the most widely used model beiig the path delay fatit [1] . The presence of a path delay fadt incrmes the propagation delay along the fad~path beyond the fimit for correct operation. A test for a path delay fatit propagates a signrd transition rdong the path and check whether the tird value r=ch= the destination at the appropriate time. Delay testing of combinationrd circuits h= received considerable 'm researchW= in pSrt SUp~ti by NSF-t~-9320886
Permission to tie digiti or hard copi= of a3Jor part of this \vork for persoti or d~ssroom we is gmrrted tithout f& protidd tit copies are not made or d~trib rrtd for profit or cometial advantage and that copia bw this notice and the fuU dtation on tie fit page. To copy othenvise, to repubkh, to post on sewers or to rediiti%rrte to kts, rqfie prior s@c~-)orr and/or a fee. ICC-S, SanJo=, CA, USA O 1W8A~l 1-58113~8-Z9tiMl l. [3, 5] . A W test detects the target fadt if a set of other fadts is rdso tested for and shown to be absent. Even with the use of W tests, fa~ts in a circuit may not be testable. Mthough a large fraction of path delay fadts in a combinational circuit may not be testable, some of them may not have any effect on circuit delay. Th=e fadts are redundant, and need not be tested [6] . Another class of fadts, cad robust dependent~) fadts [8] need not be tested if ti remaining (non-~) fatits are tested by robust tests. Kthe circuit contains any untestable non-~fault, it may mrdfinction even if it produces correct r=ponses for d tests.~us, an important problem in delay t=ting is to identifyf atits that must be tested to guarantw that the tested circuit wiU function correcfly at the testeds@ and any lower s@. It has been shown that, for any combinationrd circuit, there exists a set of fadts cded primitive fa~ts, that must be tested to guatee correct timing [9, 10] . The set of primitive fadts may contain single and mtitiple path delay fatits. A method of identi~g primitive fadts in tw~level circuits was proposed in [9] . An extension for arbitrary mtiti-level circuits using itsENF [11] was dso suggested, but maybe apphcable ordy to relatively smW circuits. Sivaraman and Strojwas [12] have developed a method based on stabilization times applicable to mtiti-level circuits. It us= a different fadt model based on physical parameters of the circuit Wing tested. &tic, et d. [13] have proposed a method that identifies~primitive fadts of cardintity 1=s than or equfl to two. It can be extended to find primitive fadts of cardindty gr=ter than two at the expense of computationrd complexity. A method of primitive fatit identification and test generation using the concept of sensitizing cubes [14] has been shown to be effective for circuits of moderate size. Wle the resdts on delay testing of combinationrd circuits are direcfly applicable to sequential circuits with scan, the use of enhanced-scan fllpflops to Wow application of arbitrary vector pairs radts in incrmed chip arw and performance degradation. The use of special tipflops to improve delay-fadt testabfity with-out increasing path delays has been found to complicate test application [15] . Methods of partial enhanced-sa have been proposed [16, 17] , but they do not provide adquate coverage of delay fatits. Methods of synthesizing testable non-scan s~entid circuits have been proposed in [18, 19] , but the area overhad of the methods is high. Even if scan dwign is used, the ofly fatits that can affect circuit behavior me those that are sensitized during normrd (nonscan) operation. We identification of redundant and untestable fadts [20, 21] can be used to rduce test generation effort, the remaining set wodd stiUcontain fatits that need not be testd.~us, primitive fadts must be identified assuming non-scan operation to avoid unnecessary tests and pessimistic twt restits. me god of this paper is to develop methods of identifying primitive fardts in non-scan squentid tircuits, and deriving robust tests for robusfly testable primitive fadts. Combination~y primitive fadts are first identified using sensitizing cuk as in [14] . However, sensitizing cubes ae obtained using a new method, which is ex~ted to be more efficient. A comblnationdy primitive fadt is primitive in the squentid circuit if there is a vwtor-pair that sensitizes it can be justified, and fatit effects propagatd to a primaryoutput. E no such vector-pair exists, mdtiple fadts containing the combinationWy primitive fadt are anrdyzed in the order of increasing size. me test generation procedure produces complete test squences, including initkdization and fadt propagation to pnm~outputs. me rest of the paper is organizd as foUows. After praenting some basic definitions in Section 2, we discuss primitive fadt identification in combinational circuits in Section 3. Sections 4 and 5 discuss ptirnitive fadt identification and test generation in squentid circuits. fipenmentrd malts and conclusion are in Sections 6 and 7, respectively.
Preliminaries
Most of the definitions that apply to sin#e paths and singe path delay fadts [2, 6] can be genetized to mdtiple paths and mdtiple-path delay fadts. A set of sin~e paths {T1T2, ....n~} to the same destination is c~led a multipath H. A gate input on any sin~e path Ti G H is an on-palh inpur of H. An input to any gate on H, that is not an on-path input, is a si& input of H. A multipath delay fault (MPDF) on~consists of a delay fadt on eve~sin@e path r~G H for the same direction of transition (rising or fdfing) at the destination. me terms path and fatit wiUrefer to mrdtipath and~DF, r~pectively, md~s otherwise specified. @t F be an~DF on a mdtipath~, and let F' be a fatit on H'~H for the same direction of transition as F. men F' w be ctied a subfault of F, and denoted F'~F. If P! C F, then F is a proper subfatit of F. A mdtipath H is statically sensitized by an input vector o if it produces a non-controfing value on every side input of the mdtipath. A vector~ctionally sensitizes a mdtipatb if it produces non-controfing vdu~on the side inputs of gat= whose on-path inputs have the non-contro~g value. A vector-pair < ox, uz > is a non-robust test for an~DF on H, if it produces an appropriate transition(s) at the source of the mtitipath, and U2sets W side inputs to non-controhg values.
A vwtor pair <~1, V2 > is a robust test [2] for a path delay fatdt F if the output of the circuit in the presence of F is different from that of the fadt-free circuit, independent of delays in the rest of the circuit. A robust test must satis@ the above conditions for non-robust tests, and for every gate with the contro~ng v~ue on on-path inputs, the side inputs must remain steady at the non-controlhng vrdue.
3 Primitive fa@@in combinational circtiF adts that must be tested to guarantee timing correctness of a circuit are called primitive fadts. Such fatits were defind in [9] for combinational circuits in terms of sensitizabifity of paths. We shd use a functional definition instmd, so that it appties to both combinationrd and squentid circuits. Definition 1: An~DF F is primitive if there exists a vector-pair for which the circuit with only the fatit F pr~ent may produce an observable output different from that produced by the fatit-free circuit, and there is no F' c F with the same property. me fo~owing lemma foUows dirwtiy from [9, 10]. bmma 1: An MPDF F in a combinationrd circuit is primitive if and ofly if it is non-robusfly testable and no subfatit of F is nonrobustiy testable. W method of identifying primitive fadts uses the concept of sensitizing cubes [14] . A cube is defined as a subset of input htetis. A cube cm be represent by the values~signed to the inputs, or as a product of HteAs.~us, a cube corresponds to a set input vectors, each of which wiUbe referred to as a vetim. me vertices in a cube are said to be coverd by the cube. A vertex in a cube that is not covered by any other cube is ctied an essential vert~. Each primary output of the circuit wfl be treated separately. Definition Z A minimal set of input values nwessary to produce a specific output vrdue (often ded mrmdatory assignments) is cdd a sensitizing cube of the output. mere me two sets of sensitizing cubes associated with =ch output of a circuiti sensitizing Ocubw and sensitizing l-cubes. Definition * A path H is associated with a sensitizing cube q if (1) it sets eve~side-input to the non-controfig value when the on-path input is non-controlling and (2) no side input has a contro~ing vrduewhen the on-path inputs are contro~ng. We shr efer to q as a sensitizing cube of H. Sensitizing cubes can be determind by tracing back from the output and assigning signrd values as fo~ow~Ha controfing value is nec=sary to produce the desired gate output, assign the controlhng value to a gate input that has not been chosen before. E noncontro~ing v~ues are rquired, assign it to d gate inputs. Repeat the process until primary inputs are rmched. Justify d assignd tine vrdues, making ofly nwessary assignments, and determine ti implications. A cotiict-free assignment of input vraiables ob tained in this manner co-ponds to a sensitizing cube. For each sensitizing cube, the associatd paths are identified using using Definition 3 as foUows: For gates with one or more inputs with the controfing value, W gate inputs with the controKng value are on-path inputs of the same mdtipath. For gates with ofly noncontroUing vrdue inputs, ordy one of the inputs is selwted for the path.~sensitizing cubes md the associated mtitipatbs can be
found by a depth-tit traversal of the circuit using the above methd me fo~owing example demonstrates the procdure.
Bample 1: Consider the circuit (from [14] ) and the set of signal vduu shown in Fig. 1(a) .~s set of n~sary signal values to make~= 1 is obtained by selecting the first (upper) input of each gate for assigning the controtig value. me input assignment corresponds to the sensitizing l-cube qI=Ez=ooz associated with paths a357f, b257~and {a1457J, b1457~}. Sitiarly, assigning 1 to the lower input of gate 7, we get q2=E=zzo which sensitizes path c67J to 1. me sensitizing cubes and the paths associatd with them, obtained by justi~g~= O1 z 1: a357f and c67~. z 11: b257} and c67~. Fig. l@) shows the vrdue assignments that produce the sensitizing @cube 1 z 1. me cube z 11 is obtained by assigning O to the third input of gate 5. Note that assigning Oto the midde input of gate 5 r=dts in a cotict and d~not produce a sensitizing cube. me example shows that a sensitizing cube maybe associated with more than one mtitipath. A mtitipath may dso have more than one sensitizing cube for the same output value. n me above method of computing sensitizing cuk eliminates the n~for obtaining coUapsd form expressions of the outputs as in [14] . Athough the worst case time complexity of the two methods may be the same, the memory requirements of the new method are ex~tti to be lower. Utie the earfier method, cubes that cannot be sensitizing cubes are not generatd at d, Halting in some s@-up.
We ex~t the proposed method to be able to hande larger circuits than the method in [14] .
For the sake of convenience, we shfl not expficitiy specify the direction of transition for fadts. A fadt on a mdtipath H W refer to the WDF on~for a rising or f~g~ition at the destination, depending on whether we m considering sensitizing l-cuk or @cubes. We shti say that the path H is primitive when the fadt on the path with the imptied direction of tmnsition is primitive. me fo~owing lemmas from [14] are used in identifying primitive fa~ts in combinationrd circuits. Primitive fadts in combiiationd circuits me identifid by tiding DFs that are staticdy sensitized by vertic~satisfying hmmas 2 and 3. Sin= a path may have a number of sensitizing cub, some fadts maybe identifid as primitive more than once. mere may dso be fadts Fi, Fj that satisfy condition (1) of bmma 3. K i~Fj, Fj must be deleted horn the set of primitive It has been shown in [22] that d primitive fadts in mm~mationd circuits ca be identified using hmmas 2 and 3. 
Prititive fatits in sequential circuih
this section, we ht present some properties of primitive fadts in squentird circuits, and use then to develop an rdgorithm for identifying them. Proofs of lemmas have been omitted, but can be found in [22] .
Properties
h non-scan s~uentid circuits, tests can be appfied ody at primary inputs, and the test resdts observed at primary outputs. A vectorpair < OX, v2 > is nasary to generate an appropriate transition at the source of the path Ming testd and propagate the transition along the path. Each vector vi consists of a state component~i and a primary input component Ti. Since the state vtiables crumot be contro~ed direcfly, the vector-pair must dso satis& the condition that~Z is r~ched by applying~1 to the circuit in state 31. Such vector-pairs are cded applicdle vector-paim. k extending the concept of primitive fatits to squentid circuits, we must consider a fadt as primitive ody if its presence can affect circuit behavior in the normrd mode of operation. Fatit activation must be with transitions that can be pr~uced in the circuit, and fatit effects raching fipflops must propagate to primary outputs under the norrnd clock se k this paper, we consider ody~DFs such that the fadty paths have a common destination, as defid in Swtion 2. hter, we show why mtitiple-fadts on mtitipaths to different dadnations may have to be considered in some cases. mma A An~DF F on a mtitipath H to a primary output is primitive if and ody if there exists a vector-pair < VI, vz > such that (1) it is applicable (2) launches an appropriate transition at the source of H; (3) vz static~y sensitizes H; and (4) there is no subfatit of F which satisfies the above conditions.
When . which makes a primary output of the fatit-free circuit sensitive to the vrdue at yw ithout activating the path H; and (3) them is no F' C F which satisfies the above conditions. Since Lemma 5 stipsdates that~not activate H, fatit propagating squences for determining whether a fatit is primitive can be denvti without considering fadt effects.~s m be done by finding au input squence that propagates a D from the dwtination of H to a primary output, using D-dgonthm and time frame expansion [23] . me method presentd in Section 3 can be used to find primitive fadts in the next-state and output logic, treatd as combinationrd circuits. Primary inputs and flip-flop outputs are treated as inputs, w~e primary outputs and fipflop inputs m considered outputs. Fatits that are primitive in th~e circuits # be cfled consbiwtiomllypn.mitive. A combmationdy primitive fatit is primitive in the squentid circuit if a vector-pair that sensitizes it is applicable, and if the path is to a fllp-flop, a propagating s~uence dso exists. me fo~owing lemma shows that if a combinationdy primitive fatit does not satis& thae conditions, certain other fatits must be analyzed to determine whether they are squentidy primitive. Lemma & Let vertex v in a sensitizing cube staticdy sensitize a MPDF F. If au applicable vector-pair< Vo,v > d~not exist, or if the fatit effect cannot be propagated to a primary output, then a fatit F' o F maybe s~entidy primitive. Before discussing the detied dgonthm for primitive fatit identification, we briefly consider the case of fadts on paths to two or more fipflops, duded to earfier. A vector that staticdy sensitizes an~DF to a state variable gi may dso sensitize paths to other state variables. Amording to DeMtion 1, a fadt occurring done, must affect au output to be considered primitive. Consider the case where au MPDF F1 on a path to vi~ot be propagated from g~. Assume that the vector-pair that activates F1 dso activates an~DF F2 to gj and that the simdtaueous changes at vi and~j can be propagated to an output. K FZ cannot be activated and propagatd to an output when occurring done, the two fatits together must be treated as primitive by Definition 1. We shr efer to such a set of MPD~s with different datinations as a compla MPDF. me method p~ented in this paper can be extended to complex~DFs by considefig sets of MPDFs, but may not be practicrd. While the existence of primitive fatits of this type is theoretidy possible, we befieve that they are usdikely to occur in practice.
Htive fadt identication
Our primitive fadt identification method first derives W sensitizing @ and l-cubes for =ch state variable rmd each outpuL Combmation~y primitive fatits are identified using hmmas 2 and 3. Essential vertices in the sensitizing cubes of the d~tination are processed firsL For every essential vertex Q, we attempt to derive an applicable vector-pair with v as the second vector, using a prc edure that wi~be described later. If the destination is a tip-flop input, we dso try to derive an input s~uence that propagates the fadt effat to a primary output. M successfi, the fatit is put in a fist of potential primitive fatits, provided it is not tieady in the fist. Otherwise, the vertex is fla~ed. Next, vertices common to NO or more cubes satisfying Lemma 3 are processed. Let v be a common vertex of a set of cubes Q satisfying Lemma 3. U an apphcable vector-pair and a propagating s~ence are found, the fatit is compared with those in the Est of potential primitive fadts and added to the fist, ensuring that the fist d~not contain dupficatm or fatits that contain other fatits in the fist. Otherwise, the common vertex is flagged, and the process is repeated for W common vertices v', such that v' is a vertex in some cube in Q and satisfies Lemma 3. me flagged verticw are ignored during this step. me procdure Applicdle, shown in Fig. 2 , uses sensitizing cubes to tid applicable vector-pairs. For a given vector v, it a returns a vector ox such that < VI, v > is applicable. Each cm returns a new vector, and if no suitable vector exists anti vector @is returned. Procedure Se~ntil#n.mitie given in Fig. 3 identifies W primitive fadts in a s~entird circuit. It us= the recursive procedure Common-vetia, shown in Fig. 4 , to prwms common vertices. Example 2 Consider the part of the output logic of a s~uentid circuit shown in Fig. 5 . me sensitizing l-cub of the circuit we shown in Fig. 5(c) vertex 010. Assume that appropriate transitions into W of them except 111 are available in the sequential circuit. Since the path sensitized by 111 is not squenti~y primitive, it is flaggd. Ignoring the flagged vertex, i.e., trmting it as a non-~sentid vertex, vertex 110 satisfim Lemma 3. me mtitipatb shown in Fig. 5@ ) sensitizd by the common vertex 110 wi~be primitive, if an appropriate transition to it exists. Note that the singe path shown in Fig. 5(a) sensitized by111 is contained in the mtitipath sensitized by 110. 5 Test Generation me test generation rdgonthm assumm that the circuit to be testd has a reset input which takes it to a unique reset state which is not affected by any fadt. A test for a path delay fadt consists of three parts: inititization, fadt activation, and propagation to a primary output. fie last part is required osdy for fatits on paths that terminate at fllp-flops. me inititilzing and propagating squences win be appfied with a "slow C1OCYwhose period is such that delay fadts have no effect [24] .
Faultactivation
me procdure for identifying primitive fadts Fig. 3 ) produces a applicable vwtor-pair < VI, V2 >, such that V2static~y sensitizes ach fault.~s vector-pair is chaked to see whether it satisfit he robustness condition. If not, procdure Applicable is usd re~tdy to find another initial vector OX', such <01', az > satisfies the robustness condition, or no new applicable < VX', uz > remains.
InitiMzingsequence
Once an applicable vector ptir < VI, vz > is obtained, an input squence that takes the circuit from the reset state to SI is ob t~n~.~t 31 = (YI, Y2>...,~n)~d let Q = (ax, Q2, ..-, Qn), where Qi is the set of sensitizing 1(0)-cubes if gi = l(O). The state component of =ch interswtion of cubes, one from ach set
Qi. represents
a state (or a set of states if some variables are unspecified) from which 31 can be reached. The input part is the input needed for that~sition.
If my intersection contains the rquired reset state, the input part of the intersection wi~take the circuit from the reset state to 31. Otherwise, for mch intersection, we tr~t the state component as the new state to be reached, and repeat the procedure until the reset state apin one of the intersections. The input components of the intersections along the path to the reset state constitute the initi~zing squence. Note that the methti finds transitions otiy as needed.
Faultpropagationto primq outputs
Delay fasdt effects that reach state variable tipflops may produm incorr=t next-state values at one or more flip-flops. Th~e values can be propagated to primary outputs as in stuck-at fadt tinting, since delay fatits win not have any effect due to the "slow C1OCW used during this phase. If the fatit effect~ches ofly a sin~e state variable, a squence for propagating it to a primary output can be derived using D-propagation and the iterative array model of the squentid circuit. A vector pair that robustiy activates a path terminating at a partictiar state variable may dso sensitize paths to one or more other state variables, not necessarily robustiy. Thus, the state reachd by the circuit may depend on delays on paths other than the one tested. K k state vtiables maybe affected, including the destination of the target fatit, there are 2F -1 possible incorrect patterns to be distinguished from the comect one. A method using mtitiple propagating squences, similar to iterative array testing [23, 25] is possible but may not be practid for large circuits. We propose an iterative method of fatit propagation which tr~ts fadts whose effects have been success~y propagatd in mfier iterations as not present in the circuit during the current iteration. These fadts are tr=ted as having &n t~ted. Mtidy the set of tested fatits is empty. h wch iteration, W flipflops whose values cotid be affected during ach test, except the destination of the path beiig tested and those in the tested set, are assignd the unknown value z. VrduM at the destinations of tested paths are set their fadt-free vduu. D-propagation from the destination tip flop to a primary output is attempted with time-tie expansion. E a squence is found within a specified number of time frames, the fatit is added to the set of t=td fadts. The procedure is repeatd until no more fadts can be added to the set of tested fadts. The procdure is given in Fig. 6 . This methti may not be able to derive propagating squences for testable fadts, but the squences generated WWbe correct. tests derived by this method are similar to vfidatable non-robust tests, since the propagation of a fadt horn a fiipflop to a primary output is vflld if certain other fatits are tested and proven to be absent.
Experimental Resdfi
A program implementing the primitive fadt identification and test generation methods proposal in this paper has been implemented in the C language. Primitive fatits were identified and robust tests were derived for a number of s~entid circuits in ISCAS'89 and MCNC'91 benchmarks. Expenmentd restits are summarized in Table 1 . As mentioned in Section 5, our experiments assumed that the fatit-free and fatity circuits are started in a r~et state which is unaffected by the fatit. This impfies that fatits that affwt initirdintion will not be present in the circuit and are excluded in the resdts reported. This restriction can be easily removal. The first two columns give the circuit name ad the number of gates in the circuits consideti. Fatits are divided into two goupx those on paths to primary outputs, and those on paths that end on flip-flops. Experimented restits are dso grouped accordin@y in Table 1 , with a third group including d fatits. Within each group, we give the toti number of sin~e fatits, the total number of primitive fadts identified and the number of primitive fadts for which robust t~ts were obtained. Our algorithm identifies M primitive fadts on paths to primary outputs but, not d those on paths to tip-flops. Therefore, upper bounds on pnndtive fatits on paths to flipflops are dso given in the table. fimes given in the last column are totrd CPU times for primitive fadt identification and tat generation, on m EM RS 6000 server. Our dgorithrn considers~applicable vector-pairs that satisfy the conditions for sensitization during primitive fadt identification.
Similarly, ti appropriate vector-pairs are considered unti one that robusfly sensitizfi =ch primitive fatit is found. However, otiy a Emited search is used in propagating fadt effects from fi~flops to primary outputs. For determining whether a fatit on a path to a fli~flop is primitive, we Erst try to find an input vator that propagates it to a primary output. K SUCWSM, the fadt is primitive. Otherwise, for~ch correctiincorrect state pair reached at the end of the Erst clock cycle, we try propagate the fatit effect to a primary output with sequence of length~4. K propagation to a primary output is unsuccessti, the fadt mayor may not be primitive. These fatits account for the difference between the upper bounds and the primitive fatits given in the table. A similar approximation was dso used in fatit propagation during test generation. Our resdts indicate there were many fadts for which we cotid not determine whether they were primitive. The coverage of primitive fatits w= dso low in W the circuits in our experiments. Clearly, the coverage of primitive fa~ts is somewhat higher, even if the number of primitive fadts equals the upper bound given in the table. Both the primitive fatit identification and test generation restits can be improved by using more sophisticated fadt propagation techniques. Since fadt propagation is done in the gate-level circuit, the use of contro~abitity and observability measur= shordd dso give better resdts. k the case of tat generation, our rdgorithrn assigns the unknown value (x) to flipflops tiess the path to it has been tested robustiy. This leads to pessimistic~dts. The method can k improved by considering d combinations expficifly, when when ofly a few fip-flops are affected by the fadt.
Conclwion
We have extended the concept of primitive fadts, previously defined ody for combinatiomd circuits, to sequential circuits. By using a functional definition, the same definition appfim to both comblnatiomd and sequential circuits. Problems me fatits that prevent initkdization, and start-up states that cannot be reached from other states are handed in a nati way. We have presented an~gonti which, in principle, can identify ti primitive fadts in Sequential circuits and generate robust tests for d robusfly testable primitive fadts. It uses the concept of sensitizing cubes introduced in an w~er paper, and USNa more efEcient dgorithrn to generate the cub. These sensitizing cubes are used for obtaining static sensitizing vectors for identifying primitivefatits as we~as deriving robust tests for them. We have intrd uced a new method for fatit propagation which gaurantees that the tests produced are tidatable non-robust tests. The proposed method of primitive fadt identification identifiõ rdy primitive MPDFs, which by defition have a common destination. We have shown that it is possible for a primitive fatit to contain paths to more than one tip-flop. A new class of fadts cded complex MPDFs consisting of MPDFs to two or more destinations must be considered for identi~g ti primitive fadts. Extensions of the proposed method to complex MPDF's is under investigation. The effectiveness of our method of primitive fadt identiEcation and test generation has been demonstrated for sequential circuits of moderate size. The cube-oriented operations may make the methti unsuitable for very large circuits. An important area for further investigation is the development of methods that operate entirely on the circuit model. Another area for tier work is on dgorithsns for fatit effect propagation. The use of t=tabi~ty measures is~iely to extend the use~~s of the techniques developed in this paper.
